AND Gate A B X 0 0 0 0 1 0 1 0 0 1 1 1 NAND Gate A B X 0 0 1 0 1 1 1 0 1 1 1 0 NOR Gate A B X 0 0 1 0 1 0 1 0 0 1 1 0